FIG. 1

POWER OF WORD DRIVER

VRW1 THROUGH 3 (READ VOLTAGE)
VWW (WRITE VOLTAGE)
VWV0 THROUGH 3 (WRITE VERIFY VOLTAGE)
VWE1 AND 2 (WRITE ERRATIC DETECTING VOLTAGE)
VWDS (WRITE DISTURB DETECTING VOLTAGE)
VEW (ERASE VOLTAGE)
VEV (ERASE VERIFY VOLTAGE)

FIG. 2

FIG. 3

CONTROL GATE
POTENTIAL

CONTROL GATE — CG

INTERLAYER
INSULATOR

FG

SOURCE
POTENTIAL

FLOATING GATE

DRAIN
POTENTIAL

TUNNEL OXIDE FILM

S

SOURCE

DRAIN

D

WELL

WELL POTENTIAL

SUB

FIG. 4

OPERATING MODE	COMMAND
READ	00H
WRITE	1FH
ADDITIONAL WRITE	10H
ERASE	20H

FIG. 5

	DESIGNATION	DEFINITION
I/O7	Ready/$\overline{\text{Busy}}$	"VOH"=Ready "VOL"=Busy
I/O6	Reserved	
I/O5	Erase Check	"VOH"=Fail "VOL"=Pass
I/O4	Program Check	"VOH"=Fail "VOL"=Pass
I/O3	Reserved	
I/O2	Reserved	
I/O1	Reserved	
I/O0	Reserved	

STATUS REGISTER

FIG. 6

FIG. 7

WRITE DATA	I/O		DLL	DLR
	4	0		
01	0	1	0	1
00	0	0	0	0
10	1	0	1	0
11	1	1	1	1

INPUT WRITE DATA

FIG. 8

THRESHOLD VOLTAGE
DISTRIBUTION OF
MEMORY CELLS

FIG. 9

	OPERATING VOLTAGE
SECTOR BATCH ERASE (ONE-WORD CONCURRENCE)	−16V — SELECTED WORD LINE 0V — UNSELECTED WORD LINE 2V 2V
WRITE EVERY BITS (ONE-WORD CONCURRENCE)	17V — SELECTED WORD LINE 0V — UNSELECTED WORD LINE 0V 6V SELECTED BIT LINE UNSELECTED BIT LINE

OPERATING VOLTAGE

FIG. 10

WRITE

Case1	Case2	Case3	Case4	Case5
(1)	(3)	(3)	(2)	(3)
(2)	(2)	(2)	(1)	(1)
(3)	(1)	(1)	(3)	(2)

ERASE STATE

FIG. 11

CEb/WEb/
RESb/CDEb/
OEb

CONTROL SIGNAL INPUT BUFFER — 19A

SC

DATA OUTPUT CONTROL CIRCUIT — 19B

SYSTEM CLOCK GENERATOR

COMMAND DATA

R/Bb

R/B

STATUS REGISTER TEST CIRCUIT

COMMAND DECODER

ROM CONTROL CIRCUIT

ROM (STATE INFORMATION)

ROM DECODER

COMMON IO (4I/O)

9

13

13

9

DLRA

DLRA

I/O0

INPUT/ OUTPUT BUFFER

M. A.

I/O1

INPUT/ OUTPUT BUFFER

M. A.

— 170

MMR

MMR

I/O2

INPUT/ OUTPUT BUFFER

M. A.

I/O3

INPUT/ OUTPUT BUFFER

M. A.

CPU

70

MEMORY DATA

16

11

18

SLA

SLA

I/O4

INPUT/ OUTPUT BUFFER

M. A.

20

I/O5

INPUT/ OUTPUT BUFFER

M. A.

POWER CONTROL CIRCUIT

POWER SWITCHING CIRCUIT

11

MML

MML

I/O6

INPUT/ OUTPUT BUFFER

M. A.

CHARGE PUMP DEBOOST CIRCUIT

I/O7

INPUT/ OUTPUT BUFFER

M. A.

REFERENCE POWER

70

ADDRESS DATA

170

12

ADDRESS COUNTER

RELIEVE CIRCUIT

ADDRESS GENERATOR

DLLA

DLLA

120

REDUNDANT FUSE TRIMMING FUSE

COMMON IO (4I/O)

9

13

9

13

FIG. 12

	SELECTED BLOCK		UNSELECTED BLOCK	
	SELECTED WORD	UNSELECTED WORD	SELECTED WORD	UNSELECTED WORD
READ	2.4/3.2/4.0V 1.0V Vss Vss	Vss 1.0V Vss Vss	Vss OPEN OPEN Vss	Vss OPEN OPEN Vss
ERASE	-16V 2.0V 2.0V 2.0V	Vss 2.0V 2.0V 2.0V	2.0V 2.0V 2.0V 2.0V	2.0V 2.0V 2.0V 2.0V
WRITE — WRITE DATA	15.1/15.8/17.0V Vss OPEN Vss	4.5V Vss Vss Vss	OPEN OPEN OPEN Vss	Vss OPEN OPEN Vss
WRITE — NON-WRITE DATA	15.1/15.8/17.0V 6.0V OPEN Vss	4.5V 6.0V Vss Vss	OPEN OPEN OPEN Vss	Vss OPEN OPEN Vss
WRITE — VERIFY	2.8/3.6/4.5V 1.0V Vss Vss	Vss 1.0V Vss Vss	Vss OPEN OPEN Vss	Vss OPEN OPEN Vss
WRITE — ERRATIC DETECTION DISTURB DETECTION	2.3V/3.1/3.9V 1.0V Vss Vss	Vss 1.0V Vss Vss	Vss OPEN OPEN Vss	Vss OPEN OPEN Vss

FIG. 13

```
        ( READ )
           │
           ▼
┌─────────────────────────┐
│      READ VRW1          │ ⟋ RS1
└─────────────────────────┘
           │
           ▼
┌─────────────────────────┐
│  TRANSFER DATA TO DATA  │ ⟋ RS2
│  LATCH (FOR LOWER BIT)  │
└─────────────────────────┘
           │
           ▼
┌─────────────────────────┐
│      READ VRW2          │ ⟋ RS3
└─────────────────────────┘
           │
           ▼
┌─────────────────────────┐
│  TRANSFER DATA TO DATA  │ ⟋ RS4
│  LATCH (FOR UPPER BIT)  │
└─────────────────────────┘
           │
           ▼
┌─────────────────────────┐
│      READ VRW3          │ ⟋ RS5
└─────────────────────────┘
           │
           ▼
┌─────────────────────────┐
│       OPERATE           │ ⟋ RS6
└─────────────────────────┘
           │
           ▼
┌─────────────────────────┐
│  TRANSFER DATA TO DATA  │ ⟋ RS7
│  LATCH (FOR LOWER BIT)  │
└─────────────────────────┘
           │
           ▼
        ( END )
```

FIG. 14

VRW3=4.0V

VRW2=3.2V

VRW1=2.4V

V_{th} (V)

'01'

'00'

'10'

'11'

THRESHOLD VOLTAGE
DISTRIBUTION OF
MEMORY CELLS

FIG. 15

WRITE/ADDITIONAL WRITE FLOW

```
                  ( WRITE )                    ( ADDITIONAL WRITE )
                      │                                │
           ┌──────────────────────┐ ─ WS1    ┌──────────────────────┐ ─ WS3
           │ LATCH WRITE DATA     │          │ LATCH ADDITIONAL     │
           │ INTO DATA LATCH      │          │ WRITE DATA INTO      │
           └──────────────────────┘          │ DATA LATCH           │
                      │◄─────────────┐       └──────────────────────┘
                      ▼              │                 │
TS1        ┌──────────────────────┐ │        ┌──────────────────────┐ ─ WS4
'01'       │     '01' WRITE       │ │        │ LOGIC COMBINING      │
WRITE      └──────────────────────┘ │        │ PROCESS              │
                      │              │        └──────────────────────┘
                      ▼              │                 │
              ╱ WRITE       ╲  FAIL  │        ┌──────────────────────┐ ─ WS5
             ╱ VERIFY VWV3   ╲───────┘        │     ERASE BACK       │
             ╲      ?        ╱                └──────────────────────┘
              ╲             ╱                           │
                  PASS │◄────────────────────────┐
                      ▼                          │
TS2        ┌──────────────────────┐             │
'00'       │     '00' WRITE       │             │
WRITE      └──────────────────────┘             │
                      │                          │
                      ▼                          │
              ╱ WRITE       ╲  FAIL              │
             ╱ VERIFY VWV2   ╲───────────────────│
             ╲      ?        ╱                    │
              ╲             ╱                     │
                  PASS │◄──────────────────┐
                      ▼                     │
TS3        ┌──────────────────────┐        │
'10'       │     '10' WRITE       │        │
WRITE      └──────────────────────┘        │
                      │                     │
                      ▼                     │
              ╱ WRITE       ╲  FAIL         │
             ╱ VERIFY VWV1   ╲──────────────┘
             ╲      ?        ╱
              ╲             ╱
                  PASS │
                      ▼
              ╱ '11' WORD      ╲  FAIL
             ╱ DISTURB DETECTION╲──────────┐
             ╲ VWDS ?          ╱           │
              ╲               ╱            │
                  PASS │                    │
                      ▼                     │
              ╱ '10'            ╲  FAIL      │
             ╱ ERRATIC DETECTION ╲──────────┤
             ╲ VWE1 ?           ╱           │
              ╲                ╱            │
                  PASS │                    ▼
                      ▼                ╱ HAS        ╲
              ╱ '00'            ╲ FAIL ╱ FAIL REACHED╲  NO
             ╱ ERRATIC DETECTION ╲────╲ n TIMES     ╱───┐
             ╲ VWE2 ?           ╱  YES ╲    ?      ╱    │
              ╲                ╱    │   ╲         ╱     │
                  PASS │            │       │  WS2    ┌──────────┐
                       │            │       │         │  ERASE   │ ─ WS6
                       ▼            ▼       ▼         └──────────┘
                  ( END )      ( ABNORMAL END )
```

TS4 ERRATIC/DISTURB DETECTION

WS2

ERROR PROCESSING

FIG. 16

```
┌─────────────┐
│  '01' WRITE │
└──────┬──────┘
       │
       ▼
┌───────────────────────┐
│ DATA LATCH PROCESSING │──── WS10
└──────┬────────────────┘
       │
       ▼◄─────────────────────┐
┌───────────────────────┐     │
│      '01' WRITE        │──── WS11
└──────┬────────────────┘     │
       │                       │
       ▼                       │
┌───────────────────────┐     │
│ DATA LATCH PROCESSING │──── WS12
└──────┬────────────────┘     │
       │            WS13       │
       ▼                       │
      ╱╲                       │
     ╱  ╲   WRITE VERIFY   FAIL│
    ╱    ╲  VWV3 ?  ───────────┘
     ╲    ╱
      ╲  ╱
       ╲╱
       │ PASS
       ▼
┌──────────────┐
│ TO '00' WRITE│
└──────────────┘
```

FIG. 17

```
        ┌────────────────────────┐
        │ LOGIC COMBINING PROCESS │
        └───────────┬─────────────┘
                    │
   ┌   ┌────────────▼──────────────┐
   │   │ EXECUTE VRW3-BASED READING │──── WS20
   │   └────────────┬──────────────┘
   │                │
   │   ┌────────────▼──────────────┐
   │   │ EXECUTE VRW1-BASED READING │──── WS21
   │   └────────────┬──────────────┘
 C │                │
 O │   ┌────────────▼──────────────┐
 M │   │ OPERATION 1 (VRW1, VRW3)   │──── WS22
 B │   └────────────┬──────────────┘
 I │                │
 N │   ┌────────────▼──────────────┐
 A │   │ OPERATION 2                │──── WS23
 T │   │ (OPERATION 1, DL DATA)     │
 I │   └────────────┬──────────────┘
 O │                │
 N │   ┌────────────▼──────────────┐
   │   │ DATA TRANSFER              │──── WS24
 O │   │ OPERATIONAL RESULT TO DL (LOWER BIT) │
 F │   └────────────┬──────────────┘
   │                │
 L └                │
 O  ┌   ┌───────────▼──────────────┐
 W  │   │ EXECUTE VRW2-BASED READING │──── WS25
 E  │   └────────────┬──────────────┘
 R  │                │
 B  │   ┌────────────▼──────────────┐
 I  │   │ OPERATION 3 (VRW2, DL DATA)│──── WS26
 T  │   └────────────┬──────────────┘
 S  │                │
    │   ┌────────────▼──────────────┐
    │   │ DATA TRANSFER              │──── WS27
    │   │ OPERATIONAL RESULT TO DL (UPPER BIT) │
    └   └────────────┬──────────────┘
                     │
              ┌──────▼───────┐
              │ TO ERASE BACK│
              └──────────────┘
```

COMBINATION OF LOWER BITS

COMBINATION OF UPPER BITS

FIG. 18(A)

'01'
VWV3=4.5V

'01' WRITE

FIG. 18(B)

'01'
'00'
VWV2=3.6V

'00' WRITE

FIG. 18(C)

'01'
'00'
'10'
VWV1=2.8V
'11'

'10' WRITE

FIG. 18(D)

'01'
'00'
VWE2=3.9V
'10'
VWE1=3.1V
VWDS=2.3V
'11'

ERRATIC/DISTURB
DETECTION

FIG. 18(E)

'01'
'00'
'10'
'11'

BEFORE
ADDITIONAL
WRITE

FIG. 18(F)

REERASE
BACK

FIG. 19

ERASE FLOW

```
                    ┌──────────┐
                    │  ERASE   │
                    └────┬─────┘
                         │
            PASS    ╱────┴────╲  ES1
       ┌────────── ╱ ERASE VERIFY 1 ╲
       │           ╲    VEV ?     ╱
       │            ╲────┬────╱
       │              FAIL │ ◄──────────────────────────┐
       │                   ▼ ◄──────────────┐           │
       │            ┌──────────────┐ ES2     │           │
    E  │            │    ERASE     │         │           │
    R  │            └──────┬───────┘         │           │
    A  │                   ▼                 │           │
    S  │            ╱──────┴──────╲ ES3      │           │
    E  │           ╱ ERASE VERIFY 2 ╲  FAIL  │           │
       │           ╲     VEV ?      ╱────────┘           │
       │            ╲──────┬──────╱                      │
       │              PASS  │                            │
       │                    ▼                            │
       │            ╱───────┴──────╲ ES4                 │
       │           ╱      '11'       ╲  FAIL             │
       │          ╱ ERRATIC DETECTION ╲─────────┐        │
       │          ╲     VWV0 ?        ╱          │       │
       │           ╲──────┬──────────╱           ▼       │
       │            PASS   │          ┌──────────────┐ES5│
       │                   │          │ SET WRITE BIT│   │
       │                   │          └──────┬───────┘   │
       │                   │                 ▼ ◄──────┐  │
       │                   │          ┌──────────────┐│  │
       │                   │          │SELECTIVE WRITE│ES6│
       │                   │          └──────┬───────┘│  │
       │                   │                 ▼        │  │
       │                   │          ╱──────┴──────╲ │  │
       │                   │         ╱ WRITE VERIFY   ╲FAIL│
       │                   │         ╲    VWV0 ?     ╱─┘  │
       │                   │          ╲──────┬──────╱ES7  │
       │                   │            PASS  │           │
       │                   │                  ▼           │
       │                   │          ╱───────┴──────╲ES8 │
       │            PASS   │         ╱      '11'       ╲   │
       │       ◄───────────┼────────╱ ERRATIC DETECTION ╲ │
       │                   │         ╲    VWDS ?        ╱  │
       │                   │          ╲──────┬─────────╱   │
       │                   │            FAIL  │            │
       │                   │                  ▼            │
       │                   │          ╱───────┴──────╲ES9  │
       │                   │         ╱   HAS FAIL      ╲ NO│
       │                   │         ╲ REACHED n TIMES ╱───┘
       │                   │          ╲      ?       ╱
       │                   │           ╲─────┬──────╱
       │                   │            YES   │
       ▼                   ▼                  ▼
   ┌────────┐          ┌────────┐      ┌──────────────┐
   │  END   │          │  END   │      │ ABNORMAL END │
   └────────┘          └────────┘      └──────────────┘
```

ES5–ES7: DEPLETE PREVENTING PROCESS

ES8: DISTURB DETECTION

FIG. 20(A)

ERASE

FIG. 20(B)

DEPLETE
PREVENTING
PROCESS

FIG. 21

DATA LATCH PROCESSING	CONTENTS OF OPERATION (SENSE LATCH DATA ON SELECTED MAT SIDE)
"01" WRITE DATA	$A + \overline{B}$
"00" WRITE DATA	$A + B$
"10" WRITE DATA	$\overline{A} + B$
"00" ERRATIC DETECTION DATA	$\overline{\overline{A} + B}$
"10" ERRATIC DETECTION DATA	$A \cdot \overline{B}$
"11" DISTURB DETECTION DATA	$A \cdot B$

A : UPPER DATA   B : LOWER DATA

FIG. 22

A UPPER	B LOWER	$A + \overline{B}$	$A + B$	$\overline{A} + B$	$\overline{\overline{A} + B}$	$A \cdot \overline{B}$	$A \cdot B$
0	1	0	1	1	0	0	0
0	0	1	0	1	1	0	0
1	0	1	1	0	0	1	0
1	1	1	1	1	0	0	1

CONCEPT OF ADDITIONAL WRITING

FIG. 23(A)

INPUT DATA	DLL UPPER BITS	MEMORY CELLS	DLR LOWER BITS

INPUT '11' BECAUSE IT CANNOT BE WRITTEN IN ALREADY-WRITTEN UNIT

'11'	1	'01'	1
'11'	1	'00'	1
'11'	1	'10'	1

INPUT ADDITIONAL WRITE DATA ONLY WHEN MEMORY CELL IS IN ERASE STATE ('11')

'01'	0	'11'	1
'00'	0	'11'	0
'10'	1	'11'	0
'11'	1	'11'	1

(BEFORE LOGIC COMBINING PROCESS)

FIG. 23(B)

INPUT DATA	DLL UPPER BITS	MEMORY CELLS	DLR LOWER BITS

READ STATE OF MEMORY CELL AND STORE IT IN DATA LATCH

'11'	0	'01'	1
'11'	0	'00'	0
'11'	1	'10'	0
'01'	0	'11'	1
'00'	0	'11'	0
'10'	1	'11'	0
'11'	1	'11'	1

(AFTER LOGIC COMBINING PROCESS)

FIG. 23(C)

INPUT DATA	DLL UPPER BITS	MEMORY CELLS	DLR LOWER BITS
'11'	0	'01'	1
'11'	0	'00'	0
'11'	1	'10'	0
'01'	0	'01'	1
'00'	0	'00'	0
'10'	1	'10'	0
'11'	1	'11'	1

(AFTER ADDITIONAL WRITING)

FIG. 24

LOWER BIT : $a0 \cdot \overline{(b1 \oplus b3)}$

UPPER BIT : $\overline{a1} \oplus \overline{b2}$

a0 : ADDITIONAL WRITE DATA (LOWER BIT)
a1 : ADDITIONAL WRITE DATA (UPPER BIT)
b1 : MEMORY READ DATA (VRW1 (2.4V) READ)
b2 : MEMORY READ DATA (VRW2 (3.2V) READ)
b3 : MEMORY READ DATA (VRW3 (4.0V) READ)
$\oplus$: EXCLUSIVE OR

STATE OF MEMORY CELL	ADDITIONAL WRITE DATA	a1	a0	b1	b2	b3
01	11	1	1	1	1	1
00	11	1	1	1	1	0
10	11	1	1	1	0	0
11	01	0	1	0	0	0
11	00	0	0	0	0	0
11	10	1	0	0	0	0
11	11	1	1	0	0	0

FIG. 25

	DLL		G-BLL	SL	G-BLR	DLR	
ADDITIONAL WRITE DATA INPUT (STEP 1)	a1	/a1				/a0	a0
VRW3 READ (STEP 4)	a1	/a1	/b3	b3		/a0	a0
VRW1 READ (STEP 6)	a1	/a1	/b3	b3	b1	/a0	a0
OPERATION 1 (STEP 8)	a1	/a1	/(b1⊕/b3)	b1⊕b3		/a0	a0
OPERATION 2 (STEP 11)	a1	/a1			/a0+(b1⊕b3)	/a0	a0
DL SENSE (STEP 12)	a1	/a1			/a0+(b1⊕b3)	/a0+(b1⊕b3)	a0
VRW2 READ (STEP 16)	a1	/a1	/b2	b2		/a0+(b1⊕b3)	/(/a0+(b1⊕b3))
DATA TRANSFER (STEP18)	a1	/a1	/b2	b2		/a0+(b1⊕b3)	/(/a0+(b1⊕b3))
OPERATION 3 (STEP 19)	a1	/a1	/a1⊕/b2	/b2	b2	/a0+(b1⊕b3)	/(/a0+(b1⊕b3))
DL SENSE (STEP 21)	/(/a1⊕/b2)	/a1⊕/b2	/a1⊕/b2		b2	/a0+(b1⊕b3)	/(/a0+(b1⊕b3))

UPPER BIT: /a1⊕/b2

LOWER BIT: /(/a0+(b1⊕b3))

FIG. 26

READ SEQUENCE

VRW1 READ / VRW2 READ

STEP	STEP 1 VRW1 READ						STEP 2 SL(R) → DLR DATA TRANSFER						STEP 3 VRW2 READ						STEP 4 SL(L) → DLL DATA TRANSFER					
CONTENTS	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01		0	0	1	1			0	0	1	1	1		0	0	1	1	1	0	0	0	1	1	1
00		0	0	1	1			0	0	1	1	1		0	0	1	1	1	0	0	0	1	1	1
10		0	0	1	1			0	0	0	1	1		1	1	0	0	1	1	1	1	0	1	1
11		1	1	0	0			1	1	0	0	0		1	1	0	0	0	1	1	1	0	0	0

VRW3 READ & OPERATION

STEP	STEP 5 VRW3 READ						STEP 6 G-BLL/R CLEAR						STEP 7 DLR → G-BLR DATA TRANSFER						STEP 8 OPERATION (SL(R), G-BLR)						STEP 9 DLR DATA CLEAR						STEP 10 G-BLR → DLR DATA TRANSFER (DLR SENSE)					
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
	0	0	0	1	1	1	0	0	0	1	0	1	0	0	0	1	1	1	0	0	0	1	0	1	0	0	0	1	0	0	(1)0	0	0	1	0	(0)1
	0	1	1	0	0	1	0	0	1	0	0	1	0	1	1	0	1	1	0	0	1	0	1	1	0	0	1	0	1	0	(1)0	0	1	0	1	(1)0
	1	1	1	0	0	1	1	0	1	0	0	1	1	0	1	0	1	1	1	0	0	0	1	1	1	0	1	0	1	0	(0)1	0	1	0	1	(1)0
	1	1	1	0	0	0	1	0	0	1	0	0	1	1	0	1	0	0	1	0	1	0	0	0	1	0	1	0	0	0	(0)1	0	1	0	0	(0)1

FIG. 27

WRITE SEQUENCE
(1) '01' WRITE

DATA INPUT

STEP	STEP 1	STEP 2	STEP 3	STEP 4	STEP 5	STEP 6	STEP 7
CONTENTS	DATA INPUT	DATA TRANSFER DLR→G-BLR G-BLL PRECHARGE	SL SENSE	G-BLL/R DISCHARGE DATA TRANSFER SL(L)→G-BLL	OPERATION (DLL, G-BLL) SL CLEAR	G-BLR PRECHARGE	SL SENSE

'01' WRITE DATA LATCH

'01' WRITE VERIFY

STEP 8	STEP 9	STEP 10	STEP 11	STEP 12	STEP 13
WRITE	G-BLL/R DISCHARGE G-BLL/R PRECHARGE	MEMORY DISCHARGE (VWV3)	UNSELECTED G-BLR PRECHARGE	SL CLEAR SL SENSE & ALL DETERMINATION	G-BLL/R DISCHARGE SL CLEAR

ALL DETERMINATION: TO STEP 8 IF FAIL IS REACHED

(Detailed signal-level table with columns DLL, G-BLL, SL(L), SL(R), G-BLR, DLR for each step — values not fully transcribed.)

FIG. 28

(2) '00' WRITE

'00' WRITE DATA LATCH

STEP		STEP 14 DATA TRANSFER DLR→G-BLR G-BLL PRECHARGE				STEP 15 SL SENSE						STEP 16 G-BLL/R DISCHARGE G-BLL/R PRECHARGE						STEP 17 OPERATION (G-BLL, SL(L))						STEP 18 OPERATION (DLL, G-BLL) SL CLEAR						STEP 19 SL SENSE					
CONTENTS		DLL	G-BLL	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01		(1)0	0.5	0.0	(0)1	(0)1	1	1	0	0	(0)1	(1)0	1.0	1	0	0.5	(0)1	(1)0	0.0	1	0	0.5	(0)1	(1)0	0.0	0	0	0.5	(0)1	(1)0	0	0	1	1	(0)1
00		(1)0	0.5	1.0	(1)0	(1)0	0	0	0	1	(1)0	(1)0	1.0	0	1	0.5	(1)0	(1)0	1.0	0	0	0.5	(1)0	(1)0	1.0	0	0	0.5	(1)0	(1)0	1	0	0	0	(1)0
10		(0)1	0.5	1.0	(1)0	(1)0	0	0	1	1	(1)0	(0)1	1.0	0	1	0.5	(1)0	(0)1	1.0	0	1	0.5	(1)0	(0)1	0.0	0	0	0.5	(1)0	(0)1	0	0	1	1	(1)0
11		(0)1	0.5	0.0	(0)1	(0)1	1	1	1	0	(0)1	(0)1	1.0	1	0	0.5	(0)1	(0)1	0.0	1	1	0.5	(0)1	(0)1	0.0	0	0	0.5	(0)1	(0)1	0	0	1	1	(0)1

'00' WRITE VERIFY

'00' WRITE

STEP		STEP 20 WRITE						STEP 21 G-BLL/R DISCHARGE G-BLL/R PRECHARGE						STEP 22 MEMORY DISCHARGE (VWV2)						STEP 23 UNSELECTED G-BLR PRECHARGE						STEP 24 SL CLEAR SL SENSE & ALL DETERMINATION						STEP 25 G-BLL/R DISCHARGE SL CLEAR					
CONTENTS		DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01		(1)0	0.0	0.0	6.0	6.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.0	0	0	0.0	(0)1
00		(1)0	6.0	6.0	0.0	0.0	(1)0	(1)0	0.5	1	0	1.0	(1)0	(1)0	0.5	1	0	1.0	(1)0	(1)0	0.5	1	0	1.0	(1)0	(1)0	0.5	1	0	1.0	(1)0	(1)0	0.0	0	0	0.0	(1)0
10		(0)1	0.0	0.0	6.0	6.0	(1)0	(0)1	0.5	0	1	1.0	(1)0	(0)1	0.5	0	1	1.0	(1)0	(0)1	0.5	0	1	0.0	(1)0	(0)1	0.5	0	1	1.0	(1)0	(0)1	0.0	0	0	0.0	(1)0
11		(0)1	0.0	0.0	6.0	6.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.5	0	1	0.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.0	0	0	0.0	(0)1

ALL DETERMINATION: TO STEP 20 IF FAIL IS REACHED

FIG. 29

(3) '10' WRITE

'10' WRITE DATA LATCH

STEP	STEP 26 DATA TRANSFER DLR → G-BLR G-BLL PRECHARGE						STEP 27 SL SENSE						STEP 28 G-BLL/R DISCHARGE DATA TRANSFER DLL → G-BLL						STEP 29 OPERATION (G-BLL, SL(L))						STEP 30 SL CLEAR G-BLR PRECHARGE						STEP 31 SL SENSE					
CONTENTS	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01	(1)0	0.5			0.0	(0)1	(1)0	1	1	0	0	(0)1	(1)0	0.0	1	0	0	(0)1	(1)0	0.0	1	0	0	(0)1	(1)0	0.0	0	0	0.5	(0)1	(1)0	0	0	1	1	(0)1
00	(1)0	0.5			1.0	(1)0	(1)0	0	0	1	1	(1)0	(1)0	0.0	0	1	0	(1)0	(1)0	0.0	0	1	0	(1)0	(1)0	0.0	0	0	0.5	(1)0	(1)0	0	0	1	1	(1)0
10	(0)1	0.5			1.0	(1)0	(0)1	0	0	1	1	(1)0	(0)1	1.0	0	1	0	(1)0	(0)1	1.0	0	1	0	(1)0	(0)1	1.0	1	0	0.5	(1)0	(0)1	1	1	0	0	(1)0
11	(0)1	0.5			0.0	(0)1	(0)1	1	1	0	0	(0)1	(0)1	1.0	1	0	0	(0)1	(0)1	0.0	1	0	0	(0)1	(0)1	0.0	0	0	0.5	(0)1	(0)1	0	0	1	1	(0)1

'10' WRITE VERIFY

STEP 32 WRITE						STEP 33 G-BLL/R DISCHARGE G-BLL/R PRECHARGE						STEP 34 MEMORY DISCHARGE (VWV1)						STEP 35 UNSELECTED G-BLR PRECHARGE						STEP 36 SL CLEAR SL SENSE & ALL DETERMINATION						STEP 37 G-BLL/R DISCHARGE SL CLEAR					
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
(1)0	0.0 0.0	0.0 0.0	6.0 6.0	0.0 6.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.0	0	0	0.0	(0)1
(1)0	0.0 0.0	0.0 0.0	6.0 6.0	0.0 6.0	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.0	0	0	0.0	(1)0
(0)1	6.0 6.0	6.0 6.0	0.0 0.0	0.0 6.0	(1)0	(0)1	0.5	1	0	1.0	(1)0	(0)1	0.5	1	0	1.0	(1)0	(0)1	0.5	1	0	1.0	(1)0	(0)1	0.5	1	0	1.0	(1)0	(0)1	0.0	0	0	0.0	(1)0
(0)1	0.0 0.0	0.0 0.0	0.0 6.0	0.0 6.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.5	0	1	0.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.0	0	0	0.0	(0)1

ALL DETERMINATION: TO STEP 32 IF FAIL IS REACHED

FIG. 30

(4) '11' WORD DISTURB DETECTION

'11' WORD DISTURB DATA LATCH

STEP	CONTENTS	STEP 38 DATA TRANSFER DLL → G-BLL, G-BLR PRECHARGE						STEP 39 SL SENSE						STEP 40 G-BLL/R DISCHARGE, G-BLL/R PRECHARGE						STEP 41 OPERATION (SL(R), G-BLR)						STEP 42 OPERATION (G-BLR, DLR) SL CLEAR						STEP 43 SL SENSE					
		DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01		(1)0	0.0			0	(0)1	(1)0	0	0	0	1	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.5	0	1	0.0	(0)1	(1)0	0.5	0	0	0.0	(0)1	(1)0	1	1	0	0	(0)1
00		(1)0	0.0			0	(1)0	(1)0	0	0	0	1	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.5	0	1	0.0	(1)0	(1)0	0.5	0	0	0.0	(1)0	(1)0	1	1	0	0	(1)0
10		(0)1	1.0			0	(1)0	(0)1	1	1	0	0	(1)0	(0)1	0.5	1	0	1.0	(1)0	(0)1	0.5	1	0	1.0	(1)0	(0)1	0.5	0	0	0.0	(1)0	(0)1	0	1	0	0	(1)0
11		(0)1	1.0			0	(0)1	(0)1	1	1	0	0	(0)1	(0)1	0.5	1	0	1.0	(0)1	(0)1	0.5	1	0	1.0	(0)1	(0)1	0.5	0	0	1.0	(0)1	(0)1	0	0	1	1	(0)1

'11' WORD DISTURB DETECTION

STEP 44 G-BLL/R DISCHARGE						STEP 45 G-BLR SELECT PRECHARGE G-BLL PRECHARGE						STEP 46 MEMORY DISCHARGE (VWDS)						STEP 47 SL CLEAR SL SENSE & ALL DETERMINATION						STEP 48 G-BLL/R DISCHARGE SL CLEAR					
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
(1)0	0	1	0	0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.0	0	0	0.0	(0)1
(1)0	0	1	0	0	(1)0	(1)0	0.5	1	0	0.0	(1)0	(1)0	0.5	1	0	0.0	(1)0	(1)0	0.5	1	0	0.0	(1)0	(1)0	0.0	0	0	0.0	(1)0
(0)1	0	1	0	0	(1)0	(0)1	0.5	1	0	0.0	(1)0	(0)1	0.5	1	0	0.0	(1)0	(0)1	0.5	1	0	0.0	(1)0	(0)1	0.0	0	0	0.0	(1)0
(0)1	0	0	1	0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.5	0	1	0.0	(0)1	(0)1	0.0	0	0	0.0	(0)1

ALL DETERMINATION: TO ERASE IF FAIL IS REACHED

FIG. 31

(5) '10' ERRATIC DETECTION

'10' ERRATIC DATA LATCH

STEP		STEP 49						STEP 50						STEP 51						STEP 52						STEP 53						STEP 54					
		DATA TRANSFER DLL→G-BLL G-BLR PRECHARGE						SL SENSE						G-BLL/R DISCHARGE DATA TRANSFER DLR→G-BLR						OPERATION (SL(R), G-BLR)						SL CLEAR G-BLL PRECHARGE						SL SENSE					
CONTENTS		DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01		(1)0	0.0			0.5	(0)1	(1)0	0	0	1	1	(0)1	(1)0	0	0	0	0.0	(0)1	(1)0	0	0	1	0.0	(0)1	(1)0	0.5	0	0	0.0	(0)1	(1)0	1	1	0	0	(0)1
00		(1)0	0.0			0.5	(1)0	(1)0	0	0	1	1	(1)0	(1)0	0	0	0	1.0	(1)0	(1)0	0	0	1	0.0	(1)0	(1)0	0.5	0	0	0.0	(1)0	(1)0	1	1	0	0	(1)0
10		(0)1	1.0			0.5	(1)0	(0)1	1	1	0	0	(1)0	(0)1	0	1	1	1.0	(1)0	(0)1	0	1	0	1.0	(1)0	(0)1	0.5	0	0	1.0	(1)0	(0)1	0	0	1	1	(1)0
11		(0)1	1.0			0.5	(0)1	(0)1	1	1	0	0	(0)1	(0)1	0	1	1	0.0	(0)1	(0)1	0	1	0	0.0	(0)1	(0)1	0.5	0	0	0.0	(0)1	(0)1	1	1	0	0	(0)1

'10' ERRATIC DETECTION

STEP 55						STEP 56						STEP 57						STEP 58						STEP 59					
G-BLL/R DISCHARGE						G-BLR SELECT PRECHARGE G-BLL PRECHARGE						MEMORY DISCHARGE (VWE1)						SL CLEAR SL SENSE & ALL DETERMINATION						G-BLL/R DISCHARGE SL CLEAR					
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
(1)0	0	1	1	0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.0	0	0	0.0	(0)1
(1)0	0	1	0	0	(1)0	(1)0	0.5	1	0	0.0	(1)0	(1)0	0.5	1	0	0.0	(1)0	(1)0	0.5	1	0	0.0	(1)0	(1)0	0.0	0	0	0.0	(1)0
(0)1	0	0	1	0	(1)0	(0)1	0.5	0	1	1.0	(1)0	(0)1	0.5	0	1	1.0	(1)0	(0)1	0.5	1	0	0.0	(1)0	(0)1	0.0	0	0	0.0	(1)0
(0)1	0	1	0	0	(0)1	(0)1	0.5	1	0	0.0	(0)1	(0)1	0.5	1	0	0.0	(0)1	(0)1	0.5	1	0	0.0	(0)1	(0)1	0.0	0	0	0.0	(0)1

ALL DETERMINATION: TO ERASE IF FAIL IS REACHED

FIG. 32

(6) '00' ERRATIC DETECTION

'00' ERRATIC DATA LATCH

CONTENTS	STEP 60 DATA TRANSFER DLR→G-BLR G-BLL PRECHARGE						STEP 61 SL SENSE						STEP 62 G-BLL/R DISCHARGE DATA TRANSFER SL(L)→G-BLL						STEP 63 OPERATION (DLL, G-BLL)						STEP 64 SL CLEAR G-BLR PRECHARGE						STEP 65 SL SENSE					
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01	(1)0	0.5			0.0	(0)1	(1)0	1	1	0	0	(0)1	(1)0	1.0	1	0	0	(0)1	(1)0	1.0	1	0	0	(0)1	(1)0	1.0	0	0	0.5	(0)1	(1)0	1	1	0	0	(0)1
00	(1)0	0.5			1.0	(1)0	(1)0	0	0	0	1	(1)0	(1)0	0.0	0	0	0	(1)0	(1)0	0.0	0	0	0	(1)0	(1)0	0.0	0	0	0.5	(1)0	(1)0	0	0	0	1	(1)0
10	(0)1	0.5			1.0	(1)0	(0)1	0	0	1	1	(1)0	(0)1	0.0	0	1	0	(1)0	(0)1	1.0	0	1	0	(1)0	(0)1	1.0	0	0	0.5	(1)0	(0)1	1	1	0	0	(1)0
11	(0)1	0.5			0.0	(0)1	(0)1	1	1	0	0	(0)1	(0)1	1.0	1	0	0	(0)1	(0)1	1.0	1	0	0	(0)1	(0)1	1.0	0	0	0.5	(0)1	(0)1	1	1	0	0	(0)1

'00' ERRATIC DETECTION

STEP 66 G-BLL/R DISCHARGE						STEP 67 G-BLR SELECT PRECHARGE G-BLL PRECHARGE						STEP 68 MEMORY DISCHARGE (VWE2)						STEP 69 SL CLEAR SL SENSE & ALL DETERMINATION						STEP 70 G-BLL/R DISCHARGE SL CLEAR					
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
(1)0	0	1	0	0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.0	0	0	0.0	(0)1
(1)0	0	0	1	0	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.5	0	1	0.0	(1)0	(1)0	0.5	1	0	0.0	(1)0	(1)0	0.0	0	0	0.0	(1)0
(0)1	0	1	0	0	(1)0	(0)1	0.5	1	0	0.0	(1)0	(0)1	0.5	1	0	0.0	(1)0	(0)1	0.5	1	0	0.0	(1)0	(0)1	0.0	0	0	0.0	(1)0
(0)1	0	1	0	0	(0)1	(0)1	0.5	1	0	0.0	(0)1	(0)1	0.5	1	0	0.0	(0)1	(0)1	0.5	1	0	0.0	(0)1	(0)1	0.0	0	0	0.0	(0)1

ALL DETERMINATION: TO ERASE IF FAIL IS REACHED

FIG. 33

3. ADDITIONAL WRITE

COMBINATION OF LOWER BITS

STEP	STEP 1	STEP 2	STEP 3	STEP 4	STEP 5	STEP 6	STEP 7 (a)
CONTENTS	DATA INPUT	G-BLL/R PRECHARGE	MEMORY DISCHARGE (VRW3)	SL SENSE	G-BLL/R DISCHARGE G-BLL/R PRECHARG	MEMORY DISCHARGE (VRW1)	OPERATION (SL(R), G-BLR)

STEP	STEP 8	STEP 9	STEP 10	STEP 11	STEP 12	STEP 13
	SL CLEAR SL SENSE	G-BLL/R DISCHARGE	DATA TRANSFER (DLR → G-BLR) DATA TRANSFER (SL(R) → G-BLR)	SL CLEAR DLR CLEAR	DL SENSE	G-BLL/R DISCHARGE

WRITE DATA / STATE OF MEMORY CELL:
01 — 11
00 — 11
10 — 11
11 — 01
— 00
— 10
— 11

※ INPUT DATA OF UNSELECT SIDE DL IS THE INVERSE OF NORMAL WRITING

FIG. 34

ADDITIONAL WRITE

COMBINATION OF UPPER BITS

STEP	STEP 14	STEP 15	STEP 16	STEP 17	STEP 18	STEP 19
CONTENTS	G-BLL/R PRECHARGE	MEMORY DISCHARGE (VRW2)	SL SENSE	G-BLL/R DISCHARGE	DATA TRANSFER (SL(L)→G-BLL) G-BLR PRECHARGE	OPERATION (DLL, G-BLL)

WRITE DATA / STATE OF MEMORY CELL

WRITE DATA	STATE OF MEMORY CELL
11	01
11	00
11	10
01	11
00	
10	
11	

(b)

ERASE BACK

WRITE

STEP 20	STEP 21	STEP 22	STEP 23	TO NORMAL WRITE STEP 2
SL CLEAR DLL CLEAR	DL SENSE	G-BLL/R DISCHARGE	ERASE	

FIG. 35

2. ERASE SEQUENCE

ERASE VERIFY 1

STEP	STEP 1 G-BLL/R PRECHARGE						STEP 2 MEMORY DISCHARGE (VEV=2.0V)						STEP 3 SL SENSE & ALL DETERMINATION						STEP 4 G-BLL/R DISCHARGE, SL CLEAR					
CONTENTS	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
11		0.5			1.0			0.5			1.0			0	0	1	1			0	0	0	0	
BELOW 11		0.5			1.0			0.5			1.0			0	0	1	1			0	0	0	0	

※ 11: BIT IN WHICH POST-ERASURE Vth IS LESS THAN OR EQUAL TO VEV
ALL DETERMINATION: ERASE END UPON PASS

BELOW 11: BIT IN WHICH Vth OUT OF 11 IS LESS THAN OR EQUAL TO VWV0 (BIT INTENDED FOR WRITEBACK)

ERASE / ERASE VERIFY 2

Step 5 ERASE						Step 6 G-BLL/R PRECHARGE						Step 7 MEMORY DISCHARGE (VEV=2.0V)						Step 8 SL SENSE & ALL DETERMINATION					
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
							0.5			1.0			0.5			0.0			1	1	0	0	
							0.5			1.0			0.5			0.0			1	1	0	0	

ALL DETERMINATION: TO STEP 5 UPON FAIL

'11' ERRATIC DETECTION

Step 9 G-BLL/R DISCHARGE, SL CLEAR						Step 10 G-BLL/R PRECHARGE						Step 11 MEMORY DISCHARGE (VWV0=1.2V)						Step 12 SL SENSE & ALL DETERMINATION					
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
	0	0	0	0			0.5			1.0			0.5			1.0			0	0	1	1	
	0	0	0	0			0.5			1.0			0.5			0.0			1	1	0	0	

(a)
ALL DETERMINATION: ERASE END UPON PASS

WRITE (DEPLETE PREVENTING PROCESS)

Step 13 WRITE						Step 14 G-BLL/R DISCHARGE G-BLL/R PRECHARGE						Step 15 MEMORY DISCHARGE (VWV0=1.2V)						Step 16 SL CLEAR, SL SENSE & ALL DETERMINATION					
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
	0.0	0.0	6.0	6.0			0.5	0	1	1.0			0.5	0	1	1.0			0	0	1	1	
	6.0	6.0	0.0	0.0			0.5	1	0	1.0			0.5	1	0	1.0			0	0	1	1	

ALL DETERMINATION: TO STEP 13 UPON FAIL

'11' ERRATIC DETECTION

Step 17 G-BLL/R PRECHARGE						Step 18 MEMORY DISCHARGE (VWDS)						Step 19 SL SENSE & ALL DETERMINATION						Step 20 G-BLL/R DISCHARGE, SL CLEAR					
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
	0.5			1.0			0.5			0.0			1	1	0	0			0	0	0	0	
	0.5			1.0			0.5			0.0			1	1	0	0			0	0	0	0	

ALL DETERMINATION: ERASE END UPON PASS

FIG. 36

ADDITIONAL WRITE (LOGIC
COMBINING PROCESS)
OPERATING WAVEFORM

FIG. 37

ADDITIONAL WRITE (LOGIC
COMBINING PROCESS)
OPERATING WAVEFORM

COMBINATION OF LOWER BITS

VRW1 READ

| | G-BL PRECHARGE | MEMORY DISCHARGE | OPERATION |

EXTERNAL PIN
/WE
I/O

FALL OF WL   RISE OF WL
(4.0V → 0V)   (0V → 2.4V)

FPC
SWITCHING

DATA LATCH (R) RELATION SIGNALS
RPDR
RDLR
PCDR
DTR

DLPR/DLNR

(DLSR/DLRR)

WORD LINE / BIT LINE / STMOS
SDi   VCP=7.0V
SSi   VSS   VCP=7.0V

SELECTED WL   VRW1=2.4V
UNSELECTED WL

G-BLL/G-BLR   VRD1-Vth=1.0V   G-BLR
                        VRD2-Vth=0.5V   G-BLL   MEMORY CELL DATA '01'
L-BLL/L-BLR   VRD1-Vth=1.0V

VBCUT-Vth

SENSE LATCH RELATION SIGNALS
(SLL/SLR)   MEMORY CELL
                        VRD1=1.0V+Vth   DATA '00', '10'
RPCR

DDCR   VSS
RSAR
                                                  VRD1=1.0V+Vth
PCR
TR

SLP/SLN

RPCL   VRD2=0.5V+Vth

DDCL   VSS
RSAL
PCL

DATA LATCH (L) RELATION SIGNALS
RPDL
RDLL
PCDL
DTL

DLPL/DLNL

(DLSL/DLRL)

FPC   VSS

SUPPLY VCC TO RPC   SUPPLY VCC TO PC

FIG. 38

ADDITIONAL WRITE (LOGIC
COMBINING PROCESS)
OPERATING WAVEFORM

FIG. 39

ADDITIONAL WRITE (LOGIC
COMBINING PROCESS)
OPERATING WAVEFORM

COMBINATION OF UPPER BITS

VRW2 READ

	G-BL PRECHARGE	MEMORY DISCHARGE	G-BL DISCHARGE	DATA TRANSFER	OPERATION	DL RESET	DL PRECHARGE

EXTERNAL PIN
/WE
I/O

RISE OF WL
(0V → 3.2V)

SL CLEAR

SL SENSE

G-BL PRECHARGE

DL CLEAR

SL CLEAR

DL SENSE

DATA LATCH (R) RELATION SIGNALS
RPDR
RDLR
PCDR
DTR
DLPR/DLNR
(DLSR/DLRR)

DLPR
DLNR
DLUL
DLUR

WORD LINE / BIT LINE / STMOS
SDi
SSi
SELECTED WL
UNSELECTED WL
G-BLL/G-BLR
L-BLL/L-BLR
(SLL/SLR)

VCP=7.0V
VSS
VSS
VRW2=3.2V VCP=7.0V

VRD1-Vth=1.0V G-BLL MEMORY CELL DATA '01', '00'
VRD2-Vth=0.5V G-BLR
VRD1-Vth=1.0V VBCUT-Vth SLR MEMORY CELL DATA '01', '00'
SLL
VRD2=0.5V+Vth

SENSE LATCH RELATION SIGNALS
RPCR
DDCR
RSAR
PCR
TR
SLP/SLN
RPCL
DDCL
RSAL
PCL

VRD1=1.0V+Vth
VCC VRD1=1.0V+Vth VCC VCC
VSS VCC VSS VRD1=1.0V+Vth
VSS
VRD1=1.0V+Vth
SLP0 VSS VBCUT-Vth
VRD2-Vth=0.5V SLN0
VRD2=0.5V+Vth VRD1=1.0V+Vth VCC VCC
VCC VSS VCC VSS VRD1=1.0V+Vth
VCC VSS
VSS VRD1=1.0V+Vth

DATA LATCH (L) RELATION SIGNALS
RPDL
RDLL
PCDL
DTL
DLPL/DLNL
(DLSL/DLRL)
FPC

VCC VRD2=0.5V+Vth
VCC VRD2=0.5V+Vth
VRD1=1.0V+Vth
VRD1=1.0V+Vth
VRD2-Vth=0.5V VSS
VSS
VRD2-Vth=0.5V VSS
VCC

SUPPLY VCC TO RPC
SUPPLY VCC TO RPC, PC
SUPPLY VSS TO PCD
SUPPLY VSS TO RPD
SUPPLY VCC TO RPD

FIG. 40

STANDARD BUS

199

191

190A

ADDRESS

DATA

DATA

WRITE BUFFER

193

198

FLASH MEMORY

1

197

BUS INTERFACE UNIT

192

ECC CIRCUIT

194

MICROCOMPUTER

195

ADDRESS BUS

DATA BUS

(SECTOR MANAGEMENT TABLE)
(NUMBER-OF-REWRITINGS
MANAGEMENT TABLE)
(EEPROM)
MANAGEMENT TABLE MEMORY

190

FIG. 41

PRECHARGE
{ OPERATION UNSELECT MAT ——→ G-BLL=0.5V (VIA M24L)
  OPERATION SELECT MAT ——→ G-BLR=1V (VIA M24R)

WRITE VERIFY
{ WRITE COMPLETION   : G-BLR=1V
  WRITE UNCOMPLETION : G-BLR=0V (DISCHARGE VIA MC)

MASK PRECHARGE
{ SLR=0 : WRITE SELECT
  SLR=1 : WRITE UNSELECT ——→ G-BLR=1V (PRECHARGE VIA
                                         M20R, M21R)

LATCH
{ SLR=0 : WRITE UNCOMPLETION
  SLR=1 : WRITE COMPLETION

FIG. 42

FIG. 43

SL/DL CIRCUIT LATCH DATA

WRITE DATA	UPPER DATA I/O4	LOWER DATA I/O0	UPON SELECTION OF LEFT MAT			UPON SELECTION OF RIGHT MAT		
			DLL	SL	DLR	DLL	SL	DLR
"01"	0	1	1	0	1	1	0	1
"00"	0	0	1	1	0	0	1	1
"10"	1	0	0	1	1	1	1	0
"11"	1	1	1	1	1	1	1	1

FIG. 44

START

01, 00, AND 10 WRITE CONTROL DATA LATCH PROCESSING — S1

"01" WRITE — S2

"01" WRITE VERIFY ? — S3 → FAIL

PASS

"00" WRITE CONTROL DATA TRANSFER PROCESSING — S4

"00" WRITE — S5

"00" WRITE VERIFY ? — S6 → FAIL

PASS

"10" WRITE CONTROL DATA TRANSFER PROCESSING — S7

"10" WRITE — S8

"10" WRITE VERIFY ? — S9 → FAIL

PASS

"11" DISTURB CHECK ? — S10 → FAIL

PASS

"10" ERRATIC CHECK ? — S11 → FAIL

PASS

"00" ERRATIC CHECK ? — S12 → FAIL

PASS

END

ABNORMAL END

FIG. 45

	WRITE SELECT (SL="0")	WRITE UNSELECT (SL="1")
AND MEMORY CELL	STATE OF SL: "0"(=VSS) SLP SLN TRR BIT LINE G-BLR L-BLR SDi SSi WORD LINE: 17V MEMORY CELL: Vcg=17V → FN TUNNEL WRITING	STATE OF SL: "1"(=6V) SLP SLN TRR BIT LINE G-BLR L-BLR SDi SSi WORD LINE: 17V MEMORY CELL: Vcg=11V → WRITE UNSELECTION
AG-AND MEMORY CELL	STATE OF SL: "0"(=VSS) SLP SLN TRR 0.8V+Vth BIT LINE G-BLR 5V L-BLR SSi AGi SDi WORD LINE: 17V AG: 0.6V MEMORY CELL: Vds=5V → HC WRITE	STATE OF SL: "1"(=3V) SLP SLN TRR 0.8V+Vth BIT LINE G-BLR 5V L-BLR SSi AGi SDi WORD LINE: 17V AG: 0.6V MEMORY CELL: Vds=0V (AG: CUT OFF) → WRITE UNSELECTION

FIG. 46

("11" DISTURB CHECK)

"11" DISTURB CHECK

S20 — ANDing OF "00" DATA AND "10" DATA TO SL

S21 — READ (Vrw2)

S22 — ANDing OF READ DATA AND SL TO SL

GENERATION OF "11" DATA

S23 — "11" DISTURB CHECK Vwe0 ?

FAIL

PASS

TO "10" ERRATIC CHECK

ABNORMAL END

FIG. 47

(GENERATION OF "11" DATA)

<"01" HEMMING BOTTOM
MEASURES>
READ READ WORD VOLTAGE
AT Vrw2 RATHER THAN
AT Vrw3

"01"

Vrw3

"00"

Vrw2

<MASK PROCESSING>
"00"/"10" MASK
PROCESSING USE DATA
IN DL CIRCUIT

"10"

"11"

THRESHOLD VOLTAGE
DISTRIBUTION OF
MEMORY CELLS

FIG. 48

(4) "11" DISTURB CHECK

"11" DISTURB CHECK

WRITE DATA	STEP 30 SL CLEAR BL(L)/(R) CLEAR						STEP 31 BL(R) PRECHARGE BL(L) PRECHARGE						STEP 32 DL(R) SELECT DISCHARGE						STEP 33 SL SENSE					
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
"01"	0	0	0	0	0	1	0	0.5	0	0	1	1	0	0.5	0	0	0	1	0	1	1	0	0	1
"00"	1	0	0	0	0	1	1	0.5	0	0	1	1	1	0.5	0	0	0	1	1	1	1	0	0	1
"10"	0	0	0	0	0	0	0	0.5	0	0	1	0	0	0.5	0	0	0	0	0	1	0	1	1	0
"11"	0	0	0	0	0	1	0	0.5	0	0	1	1	0	0.5	0	0	0	1	0	1	1	0	0	1

STEP 34 DL(L) SELECT DISCHARGE BL(R) DISCHARGE						STEP 35 BL(R) PRECHARGE						STEP 36 SL CLEAR SL SENSE						STEP 37 BL(L)/(R) DISCHARGE					
DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
0	1	1	0	0	1	0	1	1	0	0.5	1	0	1	1	0	0	1	0	0	1	0	0	1
1	0	1	0	0	1	1	0	1	0	0.5	1	1	0	0	1	1	1	1	0	0	1	0	1
0	0	0	1	0	0	0	0	0	1	0.5	0	0	0	0	1	1	0	0	0	0	1	0	0
0	1	1	0	0	1	0	1	1	0	0.5	1	0	1	1	0	0	1	0	0	1	0	0	1

STEP 38 BL(L)/(R) PRECHARGE						STEP 39 MEMORY DISCHARGE (Vrw2)						STEP 40 BL(R) SELECT PRECHARGE						STEP 41 SL SENSE					
DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
0	0.5	1	0	1	1	0	0.5	1	0	1	1	0	0.5	1	0	1	1	0	0	0	1	1	1
1	0.5	0	1	1	1	1	0.5	0	1	1	1	1	0.5	0	1	1	1	1	0	0	1	1	1
0	0.5	0	1	1	0	0	0.5	0	1	0	0	0	0.5	0	1	1	0	0	0	0	1	1	0
0	0.5	1	0	1	1	0	0.5	1	0	0	1	0	0.5	1	0	0	1	0	1	1	0	0	1

STEP 42 BL(L)/(R) DISCHARGE BL(L)/(R) PRECHARGE						STEP 43 BL(R) SELECT DISCHARGE						STEP 44 MEMORY DISCHARGE (Vwe0)						STEP 45 SL SENSE ALL DETERMINATION					
DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
0	0.5	0	1	1	1	0	0.5	0	1	0	1	0	0.5	0	1	0	1	0	1	1	0	0	1
1	0.5	0	1	1	1	1	0.5	0	1	0	1	1	0.5	0	1	0	1	1	1	0	0	0	1
0	0.5	0	1	1	0	0	0.5	0	1	0	0	0	0.5	0	1	0	0	0	1	0	0	0	0
0	0.5	1	0	1	1	0	0.5	1	0	1	1	0	0.5	1	0	0	1	0	1	1	0	0	1

▲ IN THE CASE OF PASS

FIG. 49

(RESTORATION OF "01" DATA)

"01"   "01" WRITE : PASS

— Vwv3

"01" WRITE : FAIL

----- Vrw2

"11"

THRESHOLD VOLTAGE
DISTRIBUTION OF
MEMORY CELLS

FIG. 50

(PROGRAM RETRY)

PROGRAM RETRY

S30 — INVERSE SL DATA

S31 — READ (Vrw2)

S32 — ORing OF READ DATA AND SL TO SL

"01" DATA RESTORING PROCESSING

S33 — INVERSE SL DATA

S34 — "10" DATA MASK PROCESSING

"10" DATA MASK PROCESSING

S35 — "00" DATA MASK PROCESSING

"00" DATA MASK PROCESSING

TO WRITE

FIG. 51

(PROGRAM RETRY)
(1) DATA RESTORING PROCESSING

'01' DATA RESTORING PROCESSING + "11" DATA MASK PROCESSING

SL INVERSION

▲ GUARANTEE ONLY DL IN INITIAL STAGE

"11" DATA MASK PROCESSING

▲ "01" FAIL MEANS THAT Vth STATE IS DIVIDED WITH Vrw2 AS BORDER

▲ MASK "01" FAIL

FIG. 52

"10" DATA MASK PROCESSING

SL INVERSION

WRITE DATA	STEP 10 BL(L)/(R) PRECHARGE						STEP 11 BL(R) SELECT DISCHARGE						STEP 12 SL CLEAR SL SENSE						STEP 13 BL(L)/(R) DISCHARGE					
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)

▲ VALUE OF SL VARIES ACCORDING TO Vth STATE UPON "00" AND "10" WRITE ABNORMAL END AFTER STEP 10, DESCRIBE "00" AND "10" ABNORMAL END IN CONSIDERATION THEREOF

"10" DATA MASK PROCESSING

STEP 14 BL(L)/(R) PRECHARGE — STEP 15 BL(R) SELECT DISCHARGE DL(R) — STEP 16 BL(R) SELECT PRECHARGE SL(R) — STEP 17 SL CLEAR SL SENSE

"00" DATA MASK PROCESSING

STEP 18 BL(L) SELECT DISCHARGE BL(R) DISCHARGE — STEP 19 BL(R) PRECHARGE — STEP 20 SL CLEAR SL SENSE

FIG. 53

(DATA RECOVERY READ)

```
      ( DATA RECOVERY READ )
                │
                ▼
S40 ┌──────────────────────────┐
    │ TO FLOW OF PROGRAM       │
    │ RETRY                    │
    └──────────────────────────┘
                │
                ▼
S41 ┌──────────────────────────┐
    │ COMBINE UPPER BITS       │
    │ AND LATCH IT IN DLL      │
    └──────────────────────────┘
                │
                ▼
S42 ┌──────────────────────────┐
    │ COMBINE LOWER BITS       │
    │ AND LATCH IT IN DLL      │
    └──────────────────────────┘
                │
                ▼
           (   END   )
```

FIG. 54

(DATA RECOVERY READ)

DATA LATCH PROCESSING (COMBINATION OF UPPER BITS)

WRITE DATA	STEP 0 INITIAL DATA						STEP 1 BL(L) PRECHARGE						STEP 2 BL(L) SELECT DISCHARGE DL(L)						STEP 3 BL(L) SELECT DISCHARGE SL(L)					
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
"01"	0			0			0	1.2	1	0		1	0	1.2	1	0		1	0		1	0		1
"00"	1	0		1		1	1	1.2	0	1		1	1	0	0	1		1	1	0	0	1		1
"10"	0	0	1			0	0	1.2	0	1		0	0	1.2	0	1		0	0	1.2	0	1		0
"11"	0						0	1.2	0	1		1	0	1.2	0	1		1	0	1.2	0	1		1

▲ AFTER COMPLETION OF PROGRAM RETRY DATA LATCH

STEP 4 DL(L) CLEAR DL(L) SENSE						STEP 5 BL(L) DISCHARGE					
DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
0	0	1	0		1	0	0	1	0		1
0	0	0	1		1	0	0	0	1		1
1	1.2	0	1		0	1	0	0	1		0
1	1.2	0	1		1	1	0	0	1		1

▲ DETERMINATION OF UPPER BIT

(COMBINATION OF LOWER BITS)

STEP 6 BL(L) SELECT PRECHARGE DL(L) & SL(L)						STEP 7 BL(R) PRECHARGE						STEP 8 SL CLEAR SL SENSE						STEP 9 BL(L)/(R) DISCHARGE					
DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
0	0.7	1	0		1	0	0.7	1	0	0.4	1	0	0.7	0.7	0	0	1	0	0	1	0	0	1
0	0	0	1		1	0	0	0	1	0.4	1	0	0	0	0.4	0.4	1	0	0	0	1	0	1
1	0.7	0	1		0	1	0.7	0	1	0.4	0	1	0.7	0.7	0	0	0	1	0	1	0	0	0
1	0	0	1		1	1	0.7	0	1	0.4	1	1	0.7	0.7	0	0	1	1	0	1	0	0	1

STEP 10 BL(R) PRECHARGE						STEP 11 BL(R) SELECT DISCHARGE DL(R)						STEP 12 BL(R) SELECT PRECHARGE SL(R)						STEP 13 DL(R) CLEAR DL(R) SENSE					
DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
0	0	1	0	1.2	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	0
0	0	0	1	1.2	1	0	0	0	1	0	1	0	0	0	1	1.2	1	0	0	0	1	1.2	0
1	0	1	0	1.2	0	1	0	1	0	1.2	0	1	0	1	0	1.2	0	1	0	1	0	1.2	0
1	0	1	0	1.2	1	1	0	1	0	0	1	1	0	1	0	0	1	1	0	1	0	0	0

▲ DETERMINATION OF LOWER BIT

FIG. 55